(a) Schematic diagram of device structure; (b) Hysteresis curve of the device at different initial voltages; (c) Current output during device “reset-read-zero bias standing-read” process in high resistance state; (d) Current output during device “write-read-zero bias standing-read” process in low resistance state; (e) “Write-read-erase-read” programming process and its current output.